在线看毛片网站电影-亚洲国产欧美日韩精品一区二区三区,国产欧美乱夫不卡无乱码,国产精品欧美久久久天天影视,精品一区二区三区视频在线观看,亚洲国产精品人成乱码天天看,日韩久久久一区,91精品国产91免费

<menu id="6qfwx"><li id="6qfwx"></li></menu>
    1. <menu id="6qfwx"><dl id="6qfwx"></dl></menu>

      <label id="6qfwx"><ol id="6qfwx"></ol></label><menu id="6qfwx"></menu><object id="6qfwx"><strike id="6qfwx"><noscript id="6qfwx"></noscript></strike></object>
        1. <center id="6qfwx"><dl id="6qfwx"></dl></center>

            新聞中心

            EEPW首頁 > 嵌入式系統(tǒng) > 設(shè)計(jì)應(yīng)用 > Renesas RX630系列32位MCU開發(fā)方案

            Renesas RX630系列32位MCU開發(fā)方案

            作者: 時(shí)間:2012-10-22 來源:網(wǎng)絡(luò) 收藏

            公司的,工作頻率最大為100MHz,100MHz時(shí)的性能為165 DMIPS,具有單精度IEEE-754浮點(diǎn),兩種類型的乘法和累加器,工作電壓2.7V-3.6V,主要用在嵌入式系統(tǒng).本文介紹了主要特性,方框圖,評估板主要特性與指標(biāo),方框圖,電路圖和元件布局圖.

            本文引用地址:http://www.biyoush.com/article/148325.htm

            RX630系列主要特性:

            ■ 32-bit RX CPU core

            Max. operating frequency: 100 MHz

            Capable of 165 DMIPS in operation at 100 MHz

            Single precision 32-bit IEEE-754 floating point

            Two types of multiply-and-accumulation unit (between memories and between registers)

            32-bit multiplier (fastest instruction execution takes one CPU clock cycle)

            Divider (fastest instruction execution takes two CPU clock cycles)

            Fast interrupt

            CISC Harvard architecture with 5-stage pipeline

            Variable-length instructions: Ultra-compact code

            Supports the memory protection unit (MPU)

            JTAG and FINE (two-line) debugging interfaces

            ■ Low-power design and architecture

            Operation from a single 2.7- to 3.6-V supply

            Low power consumption: A product that supports all peripheral functions draws only 500 μA/MHz.

            RTC is capable of operation from a dedicated power supply (min. operating voltage: 2.3 V).

            Four low-power modes

            ■ On-chip main flash memory, no wait states

            100-MHz operation, 10-ns read cycle (no wait states)

            384-Kbyte to 2-Mbyte capacities

            User code programmable via the USB, SCI, or JTAG

            ■ On-chip data flash memory

            Max. 32 Kbytes, reprogrammable up to 100,000 times

            Programming/erasing as background operations (BGOs)

            ■ On-chip SRAM, no wait states

            32- to 128-Kbyte capacities

            For instructions and operands

            Can provide backup on deep software standby

            ■ DMA

            DMAC: Incorporates four channels

            DTC

            ■ Reset and supply management

            Power-on reset (POR)

            Low voltage detection (LVD) with voltage settings

            ■ Clock functions

            External crystal oscillator or internal PLL for operation at 4 to 16 MHz

            Internal 125-kHz LOCO and 50-MHz HOCO

            Dedicated 125-kHz LOCO for the IWDT

            Frequency of the oscillator for sub-clock generation: 32 kHz

            ■ Real-time clock

            Adjustment functions (30 seconds, leap year, and error)

            Time capture function (for capturing times in response to event-signal input on external pins)

            ■ Independent watchdog timer

            125-kHz LOCO clock operation

            ■ Useful functions for IEC60730 compliance

            Oscillation-stop detection, frequency measurement, CRC, IWDT, self-diagnostic function for the A/D converter, etc.

            ■ Up to 22 communications interfaces

            USB 2.0 full-speed function interface (1 channel)

            CAN (compliant with ISO11898-1), incorporating 32 mailboxes (up to 3 channels)

            SCI with multiple functionalities (up to 13 channels)

            Choose from among asynchronous mode, clock-synchronous mode, smart-card interface mode, simple SPI, simple I2C, and extended serial mode.

            I2C bus interface for transfer at up to 1 Mbps (up to 4 channels)

            RSPI for high-speed transfer (up to 3 channels)

            ■ External address space

            8 CS areas (8 × 16 Mbytes)

            Multiplexed address data or separate address lines are selectable per area.

            8-, 16-, or 32-bit bus space is selectable per area

            ■ Up to 20 extended-function timers

            16-bit MTU2: input capture, output capture, complementary PWM output, phase-counting mode (6 channels)

            16-bit TPU: input capture, output capture, phase-counting mode (12 channels)

            8-bit TMR (4 channels)

            16-bit compare-match timers (4 channels)

            ■ A/D converter for 1-MHz Operation

            Up to 21 12-bit channels, and incorporating 1 sample-and-hold circuit

            Up to 8 10-bit channels, and incorporating 1 sample-and-hold circuit

            Addition of results of A/D conversion (in the 12-bit A/D converter)

            Self diagnosis (for the 10-bit A/D converter)

            ■ 10-bit D/A converter: 2 channels

            ■ Temperature sensor for measuring temperature within the chip

            ■ Register write protection function can protect values in important registers against overwriting.

            ■ Up to 148 pins for GPIO

            5-V tolerance, open drain, input pull-up, switchable driving ability

            ■ Operating temp. range

            –40 degree C to +85 degree C


            上一頁 1 2 下一頁

            評論


            相關(guān)推薦

            技術(shù)專區(qū)

            關(guān)閉